ISL6549.docx
- 文档编号:9937236
- 上传时间:2023-02-07
- 格式:DOCX
- 页数:80
- 大小:77.32KB
ISL6549.docx
《ISL6549.docx》由会员分享,可在线阅读,更多相关《ISL6549.docx(80页珍藏版)》请在冰豆网上搜索。
ISL6549
®
ISL6549
DataSheet
September22,2006
FN9168.2
Single12VInputSupplyDualRegulator—
Features
SynchronousRectifiedBuckPWMand
•Single12Vbiassupply(no5Vsupplyisrequired)
LinearPowerController
•Providestworegulatedvoltages
TheISL6549providesthepowercontrolandprotectionfor
-OnesynchronousrectifiedbuckPWMcontroller
twooutputvoltagesinhigh-performanceapplications.The
-Onelinearcontroller
dual-outputcontrollerdrivestwoN-ChannelMOSFETsina
•
BothcontrollersdrivelowcostN-ChannelMOSFETs
synchronousrectifiedbuckconvertertopologyandone
•
Smallconvertersize
m
N-ChannelMOSFETinalinearconfiguration.Thecontrolleris
-Adjustablefrequency150kHzto1MHz
idealforapplicationswhereregulationofboththeprocessing
-Smallexternalcomponentcount
unitandmemorysuppliesisrequired.
•Excellentoutputvoltageregulation
Thesynchronousrectifiedbuckconverterincorporates
-Bothoutputs:
±1%overtemperature
simple,singlefeedbackloop,voltage-modecontrolwithfast
•
o
transientresponse.Boththeswitchingregulatorandlinear
12Vdownconversion
regulatorprovideamaximumstaticregulationtoleranceof
•
PWMandlinearoutputvoltagecrange:
downto0.8V
±1%overline,load,andtemperatureranges.Eachoutputis
•
Simplesingle-loopvoltage-modePWMcontroldesign
user-adjustablebymeansofexternalresistors.
.
•
FastPWMconvertertransientresponse
Anintegratedsoft-startfeaturebringsbothsuppliesinto
-High-bandwidtherroramplifier
regulationinacontrolledmanner.Eachoutputismonitored
x
•Undervoltagefaultmonitoringonbothoutputs
viatheFBpinsforundervoltageevents.Ifeitheroutputdrops
i
•
Pb-
plusannealavailable(RoHScompliant)
below75%ofthenominaloutputlevel,bothconvertersare
free
shutoffandgointoretrymode.
Applications
TheISL6549isavailableina14LdSOICpackage,
•
Processorandmemorysupplies
16LdQSOP,or16Ld4x4QFNpackages.
n
a
RelatedLiterature
•
ASICpowersupplies
•
EmbeddedprocessorandI/Osupplies
•TechnicalBriefTB363GuidelinesforHandlingand
i
•
DSPsupplies
ProcessingMoistureSensitiveSurfaceMountDevices
(SMDs)
h
OrderingInformation
PARTNUMBER
PARTMARKING
TEMP.RANGE(°C)
PACKAGE
PKG.DWG.#
c
ISL6549CB
ISL6549CB
0to70
14LdSOIC
M14.15
.
ISL6549CBZ(Note)
6549CBZ
0to70
14LdSOIC(Pb-free)
M14.15
ISL6549CR
ISL6549CR
0to70
16Ld4x4QFN
L16.4x4
ISL6549CRZ(Note)
6549CRZ
0to70
16Ld4x4QFN(Pb-free)
L16.4x4
w
ISL6549CA
ISL6549CA
0to70
16LdQSOP
M16.15A
ISL6549CAZ(Note)
w
6549CAZ
0to70
16LdQSOP(Pb-free)
M16.15A
ISL6549CAZA(Note)
6549CAZ
0to70
16LdQSOP(Pb-free)
M16.15A
ISL6549IBZ(Note)
6549IBZ
-40to85
14LdSOIC(Pb-free)
M14.15
w
ISL6549IRZ(Note)
6549IRZ
-40to85
16Ld4x4QFN(Pb-free)
L16.4x4
ISL6549IAZ(Note)
6549IAZ
-40to85
16LdQSOP(Pb-free)
M16.15A
ISL6549LOW-EVAL1
EvaluationBoard1-5A
ISL6549HI-EVAL1
EvaluationBoardupto20A
Add“-T”suffixfortapeandreel.
NOTE:
IntersilPb-freeplusannealproductsemployspecialPb-freematerialsets,moldingcompounds/dieattachmaterialsand100%mattetinplateterminationfinish,whichareRoHScompliantandcompatiblewithbothSnPbandPb-freesolderingoperations.IntersilPb-freeproductsareMSLclassifiedatPb-freepeakreflowtemperaturesthatmeetorexceedthePb-freerequirementsofIPC/JEDECJSTD-020.
1
CAUTION:
Thesedevicesaresensitivetoelectrostaticdischarge;followproperICHandlingProcedures.
1-888-INTERSILor1-888-468-3774|Intersil(anddesign)isatrademarkofIntersilAmericasInc.
Copyright©IntersilAmericasInc.2004,2006.AllRightsReserved
Allothertrademarksmentionedarethepropertyoftheirrespectiveowners.
ISL6549
Pinouts
ISL6549(SOIC)
ISL6549(QFN)
ISL6549(QSOP)
TOPVIEW
TOPVIEW
TOPVIEW
FSDIS
BOOT
UGATE
PHASE
BOOT1
14UGATE
FS_DIS2
13
PHASE
COMP3
12
PGND
FB4
11LGATE
LDO_DR5
10PVCC5
LDO_FB6
9VCC5
GND7
8VCC12
BlockDiagram
VOLTAGE
REFERENCE
LDO_FB
0.80V
0.60V
LDO_DR
EA2
FS_DIS
DIS
w
w
GND
w
16
15
14
13
BOOT1
16UGATE
COMP
1
12
PGND
FS_DIS2
15PHASE
FB
2
METAL
11
LGATE
COMP3
14PGND
GND
FB4
13LGATE
PAD
LDO_DR5
12PVCC5
LDO_DR
3
(BOTTOM)
10
PVCC5
LDO_FB6
m
11VCC5
LDO_FB
4
9
VCC5
AGND7
10VCC12
DGND8
9VCC12
o
5
6
7
8
AGND
DGND
VCC12
VCC12
c
x
VCC5
.
i
VCC12
POWER-ON
5V
a
f
RESET(POR)
REGULATOR
i
PVCC5
RESTART
SOFT-STARTn
BOOT
c
h
UGATE
INHIBIT
DIS
PHASE
.
SOFT-START
GATE
LOGIC
PWM
EA1
COMP
LGATE
OSCILLATOR
PGND
UV1
UV2
FB
COMP
2
FN9168.2
September22,2006
ISL6549
SimplifiedPowerSystemDiagram
+VIN1
+12V
+VIN2
Q3
VOUT2
+
TypicalApplicationSchematic
+VIN1
+12V
+VIN2
CBP
CVIN2
+
Q3
CBP5
VOUT2
c
+
COUT2
.
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- ISL6549