TMS320C55xDSPCPUReferenceGuide图文精.docx
- 文档编号:29476574
- 上传时间:2023-07-23
- 格式:DOCX
- 页数:43
- 大小:464.76KB
TMS320C55xDSPCPUReferenceGuide图文精.docx
《TMS320C55xDSPCPUReferenceGuide图文精.docx》由会员分享,可在线阅读,更多相关《TMS320C55xDSPCPUReferenceGuide图文精.docx(43页珍藏版)》请在冰豆网上搜索。
TMS320C55xDSPCPUReferenceGuide图文精
Preface
ReadThisFirst
AboutThisManual
ThismanualdescribestheCPUoftheTMS320C55x™fixed-pointdigitalsignalprocessors(DSPs:
thearchitecture,registers,andoperation.
NotationalConventions
Thisdocumentusesthefollowingconventions.
-ThedevicenumberTMS320C55xisoftenabbreviatedasC55x.-Ifanunderscoreisappendedtothenameofasignal(forexample,
RESET_,thesignalisactivelow.
-Programlistings,programexamples,andinteractivedisplaysareshown
inaspecialtypeface.
-Inmostcases,hexadecimalnumbersareshownwiththesuffixh.For
example,thefollowingnumberisahexadecimal40(decimal64:
40h
Similarly,binarynumbersusuallyareshownwiththesuffixb.Forexample,thefollowingnumberisthedecimalnumber4showninbinaryform:
0100b
-Bitsandsignalsaresometimesreferencedwiththefollowingnotations:
Notation
DescriptionExampleRegister(n–mBitsnthroughmofRegisterAC0(15–0representsthe16
leastsignificantbitsoftheregis-
terAC0.
Bus[n:
m]SignalsnthroughmofBus
A[21:
1]representssignals21
through1oftheexternalad-
dressbus.
TrademarksvReadThisFirstTMS320C55xOptimizingCCompilerUser’sGuide(literaturenumber
SPRU281describestheTMS320C55x™CCompiler.ThisCcompileracceptsANSIstandardCsourcecodeandproducesassemblylanguagesourcecodeforTMS320C55xdevices.
TMS320C55xAssemblyLanguageToolsUser’sGuide(literaturenumber
SPRU280describestheassemblylanguagetools(assembler,linker,andothertoolsusedtodevelopassemblylanguagecode,assemblerdirectives,macros,commonobjectfileformat,andsymbolicdebuggingdirectivesforTMS320C55x™devices.
TMS320C55xProgrammer’sGuide(literaturenumberSPRU376describes
waystooptimizeCandassemblycodefortheTMS320C55x™DSPsandexplainshowtowritecodethatusesspecialfeaturesandinstructionsoftheDSP.
TrademarksTMS320C54x,C54x,TMS320C55x,andC55xaretrademarksofTexasIn-struments.
Contents
viiContents
1CPUArchitecture1-1
................................................................1.1OverviewoftheCPUArchitecture1-2
............................................1.1.1InternalDataandAddressBuses1-3
......................................1.1.2MemoryInterfaceUnit(MUnit1-4
........................................1.1.3InstructionBufferUnit(IUnit1-4
.........................................1.1.4ProgramFlowUnit(PUnit1-4
...........................................1.1.5Address-DataFlowUnit(AUnit1-4
.......................................1.1.6DataComputationUnit(DUnit1-4
........................................1.2InstructionBufferUnit(IUnit1-5
.................................................1.2.1InstructionBufferQueue1-5
..............................................1.2.2InstructionDecoder1-6
..................................................1.3ProgramFlowUnit(PUnit1-7
..................................................1.3.1Program-AddressGenerationandProgramControlLogic1-7
.................1.3.2P-UnitRegisters1-8
.....................................................1.4Address-DataFlowUnit(AUnit1-9
..............................................1.4.1Data-AddressGenerationUnit(DAGEN1-10
..............................1.4.2A-UnitArithmeticLogicUnit(A-UnitALU1-10
..............................1.4.3A-UnitRegisters1-10
....................................................1.5DataComputationUnit(DUnit1-11
..............................................1.5.1Shifter1-12
............................................................1.5.2D-UnitArithmeticLogicUnit(D-UnitALU1-12
..............................1.5.3TwoMultiply-and-AccumulateUnits(MACs1-12
............................1.5.4D-UnitRegisters1-13
....................................................1.6AddressBusesandDataBuses1-14
.............................................1.7InstructionPipeline1-17
........................................................1.7.1PipelinePhases1-17
....................................................1.7.2PipelineProtection1-20..................................................2
CPURegisters2-1
...................................................................2.1AlphabeticalSummaryofRegisters2-2
...........................................2.2Memory-MappedRegisters2-4
..................................................2.3Accumulators(AC0–AC32-9
...................................................2.4TransitionRegisters(TRN0,TRN12-10
..........................................2.5TemporaryRegisters(T0–T32-11
...............................................
ContentsixContents5InterruptsandResetOperations5-1
..................................................5.1IntroductiontotheInterrupts5-2
.................................................5.2InterruptVectorsandPriorities5-4
...............................................5.3MaskableInterrupts5-8
.........................................................5.3.1BitsandRegistersUsedToEnableMaskableInterrupts5-8
..................5.3.2StandardProcessFlowforMaskableInterrupts5-9
.........................5.3.3ProcessFlowforTime-CriticalInterrupts5-11
...............................5.4NonmaskableInterrupts5-13
....................................................5.4.1StandardProcessFlowforNonmaskableInterrupts5-14
.....................5.5DSPHardwareReset5-16
......................................................5.6SoftwareReset5-21...........................................................6
AddressingModes6-1
..............................................................6.1IntroductiontotheAddressingModes6-2
.........................................6.2AbsoluteAddressingModes6-3
.................................................6.2.1k16AbsoluteAddressingMode6-3
........................................6.2.2k23AbsoluteAddressingMode6-4
........................................6.2.3I/OAbsoluteAddressingMode6-5
........................................6.3DirectAddressingModes6-6
....................................................6.3.1DPDirectAddressingMode6-7
...........................................6.3.2SPDirectAddressingMode6-9
...........................................6.3.3Register-BitDirectAddressingMode6-10
..................................6.3.4PDPDirectAddressingMode6-10
........................................6.4IndirectAddressingModes6-12
..................................................6.4.1ARIndirectAddressingMode6-13
........................................6.4.2DualARIndirectAddressingMode6-22
....................................6.4.3CDPIndirectAddressingMode6-24
.......................................6.4.4CoefficientIndirectAddressingMode6-27
..................................6.5AddressingDataMemory6-30
...................................................6.5.1AddressingDataMemoryWithAbsoluteAddressingModes6-30
..............6.5.2AddressingDataMemoryWithDirectAddressingModes6-31
................6.5.3AddressingDataMemoryWithIndirectAddressingModes6-32
.......
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- TMS320C55xDSPCPUReferenceGuide 图文