数字电路与逻辑设计12PPT文档格式.ppt
- 文档编号:14108388
- 上传时间:2022-10-18
- 格式:PPT
- 页数:34
- 大小:2.08MB
数字电路与逻辑设计12PPT文档格式.ppt
《数字电路与逻辑设计12PPT文档格式.ppt》由会员分享,可在线阅读,更多相关《数字电路与逻辑设计12PPT文档格式.ppt(34页珍藏版)》请在冰豆网上搜索。
,DigitalFundamentalsTenthEditionFloyd,Chapter12,Summary,Mostinputsignalstoanelectronicsystemstartoutasanalogsignals.Forprocessing,thesignalisnormallyconvertedtoadigitalsignalbysamplingtheinput.,Sampling,Beforesampling,theanaloginputmustbefilteredwithalow-passanti-aliasingfilter.Thefiltereliminatesfrequenciesthatexceedacertainlimitthatisdeterminedbythesamplingrate.,Summary,Tounderstandtheneedforananti-aliasingfilter,youneedtounderstandthesamplingtheoremwhichessentiallystates:
@#@,Anti-aliasingFilter,wherefsample=samplingfrequency,fa(max)=highestharmonicintheanalogsignal,Statedasanequation,fsample2fa(max),Inordertorecoverasignal,thesamplingratemustbegreaterthantwicethehighestfrequencyinthesignal.,Ifthesignalissampledlessthanthis,therecoveryprocesswillproducefrequenciesthatareentirelydifferentthanintheoriginalsignal.These“masquerading”signalsarecalledaliases.,Summary,Theanti-aliasingfilterisalow-passfilterthatlimitshighfrequenciesintheinputsignaltoonlythosethatmeettherequirementsofthesamplingtheorem.,Anti-aliasingFilter,Unfilteredanalogfrequencyspectrum,Overlapcausesaliasingerror,f,fsample,Samplingfrequencyspectrum,Thefilterscutofffrequency,fc,shouldbelessthanfsample.,Toprocessnaturallyoccurringanalogquantitieswithadigitalsystem,theanalogsignalisconvertedtodigitalformaftertheanti-aliasingfilter.,Summary,Analog-to-DigitalConversion,Thefirststepinconvertingasignaltodigitalformistouseasample-and-holdcircuit.Thiscircuitsamplestheinputsignalataratedeterminedbyaclocksignalandholdsthelevelonacapacitoruntilthenextclockpulse.,Apositivehalf-wavefrom0-10Visshowninblue.Thesample-and-holdcircuitproducesthestaircaserepresentationshowninred.,0V,10V,Summary,Thesecondstepistoquantizethesestaircaselevelstobinarycodedformusingananalog-to-digitalconverter(ADC).Thedigitalvaluescanthenbeprocessedbyadigitalsignalprocessororcomputer.,0V,10V,Example,Whatisthemaximumunsignedbinaryvalueforthewaveform?
@#@,Solution,10V=10102V.Thetableliststhequantizedbinaryvaluesforallofthesteps.,Peak=10V,Analog-to-DigitalConversion,Summary,Mostsignalshavehigherfrequencyharmonicandnoise.FormostADCs,thesamplingandfiltercutofffrequenciesareselectedtobeabletoreconstructthedesiredsignalwithoutincludingunnecessaryharmonicsandnoise.,Anti-aliasingFilter,AnexampleofareasonablesamplingrateisinadigitalaudioCD.ForaudioCDs,samplingisdoneat44.1kHzbecauseaudiofrequenciesabove20kHzarenotdetectablebytheear.,Question,Whatcutofffrequencyshouldananti-aliasingfilterhaveforadigitalaudioCD?
@#@,Answer,Lessthan22.05kHz.,Summary,Sample-and-HoldandADC,Followingtheanti-aliasingfilter,isthesample-and-holdcircuitandtheanalog-to-digitalconverter.Atthispoint,theoriginalanalogsignalhasbeenconvertedtoadigitalsignal.,ManyICscanperformbothfunctionsonasinglechipandincludetwoormorechannels.Foraudioapplications,theAD1871isanexampleofastereoaudioADC.,Samplesheldforoneclockpulse,01000101,11001010,Summary,Analog-to-DigitalConversionMethods,TheflashADC:
@#@,TheflashADCusesaserieshigh-speedcomparatorsthatcomparetheinputwithreferencevoltages.FlashADCsarefastbutrequire2n1comparatorstoconvertananaloginputtoann-bitbinarynumber.,Question,Howmanycomparatorsareneededbya10-bitflashADC?
@#@,Answer,1023,Summary,Analog-to-DigitalConversionMethods,Thedual-slopeADC:
@#@,1.Thedual-slopeADCintegratestheinputvoltageforafixedtimewhilethecountercountston.,2.ControllogicswitchestotheVREFinput.,-V,HIGH,HIGH,2.Afixed-sloperampstartsfromVasthecountercounts.Whenitreaches0V,thecounteroutputislatched.,Summary,Analog-to-DigitalConversionMethods,ThesuccessiveapproximationADC:
@#@,1.StartingwiththeMSB,eachbitinthesuccessiveapproximationregister(SAR)isactivatedandtestedbythedigital-to-analogconverter(DAC).,2.Aftereachtest,theDACproducesanoutputvoltagethatrepresentsthebit.,3.Thecomparatorcomparesthisvoltagewiththeinputsignal.Iftheinputislarger,thebitisretained;@#@otherwiseitisreset(0).,SAR,DAC,Vout,Parallelbinaryoutput,CLK,D0,D1,D2,D3,Serialbinaryoutput,Inputsignal,Comparator,(MSB),(LSB),Themethodisfastandhasafixedconversiontimeforallinputs.,Summary,Analog-to-DigitalConversionMethods,AnintegratedcircuitsuccessiveapproximationADCistheADC804.ThispopularADCisan8-bitconverterthatcompletesaconversionin64clockperiods(100ms).,Summary,Analog-to-DigitalConversionMethods,Thesigma-deltaADC:
@#@,Withsigma-deltaconversion,thedifferencebetweentwosamplesoftheanaloginputsignalintegratedandquantized.Thedensityof1sattheoutputisproportiona
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- 数字电路 逻辑设计 12