vhdl语言例程集锦.docx
- 文档编号:10864924
- 上传时间:2023-02-23
- 格式:DOCX
- 页数:149
- 大小:48.15KB
vhdl语言例程集锦.docx
《vhdl语言例程集锦.docx》由会员分享,可在线阅读,更多相关《vhdl语言例程集锦.docx(149页珍藏版)》请在冰豆网上搜索。
vhdl语言例程集锦
vhdl语言例程集锦
ExamplesofVHDLDescriptions
AdvancedElectronicDesignAutomation
ExamplesofVHDLDescriptions
Author:
IanElliottofNorthumbriaUniversity
ThisfilecontainsaselectionofVHDLsourcefileswhichservetoillustratethediversityandpowerofthelanguagewhenusedtodescribevarioustypesofhardware.Theexamplesrangefromsimplecombinationallogic,describedin
termsofbasiclogicgates,tomorecomplexsystems,suchasabehaviouralmodelofamicroprocessorandassociatedmemory.AlloftheexamplescanbesimulatedusinganyIEEEcompliantVHDLsimulatorandmanycanbe
synthesisedusingcurrentsynthesistools.
Usethehierarchicallinksbelowtonavigateyourwaythroughtheexamples:
lCombinationalLogic
lCounters
lShiftRegisters
lMemory
lStateMachines
lRegisters
lSystems
lADCandDAC
lArithmetic
CombinationalLogic
lExclusive-ORGate(Dataflowstyle)
lExclusive-ORGate(Behaviouralstyle)
lExclusive-ORGate(Structuralstyle)
lMiscellaneousLogicGates
lThree-inputMajorityVoter
lMagnitudeComparator
lQuad2-inputNand(74x00)
lBCDtoSevenSegmentDecoder
lDual2-to-4Decoder
lOctalBusTransceiver
lQuad2-inputOR
l8-bitIdentityComparator
lHammingEncoder
lHammingDecoder
l2-to-4DecoderwithTestbenchandConfiguration
lMultiplexer16-to-4usingSelectedSignalAssignmentStatement
lMultiplexer16-to-4usingConditionalSignalAssignmentStatement
lMultiplexer16-to-4usingif-then-elsif-elseStatement
lM68008AddressDecoder
lHighestPriorityEncoder
lN-inputANDGate
Counters
http:
//www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html(1of67)[23/1/20024:
15:
01]
ExamplesofVHDLDescriptions
lCounterusingaConversionFunction
lGeneratedBinaryUpCounter
lCounterusingMultipleWaitStatements
lSynchronousDownCounterwithParallelLoad
lMod-16CounterusingJKFlip-flops
lPseudoRandomBitSequenceGenerator
lUniversalCounter/Register
ln-BitSynchronousCounter
ShiftRegisters
lUniversalShiftRegister/Counter
lTTL164ShiftRegister
lBehaviouraldescriptionofan8-bitShiftRegister
lStructuralDescriptionofan8-bitShiftRegister
Memory
lROM-basedWaveformGenerator
lAFirst-inFirst-outMemory
lBehaviouralmodelofa16-word,8-bitRandomAccessMemory
lBehaviouralmodelofa256-word,8-bitReadOnlyMemory
StateMachines
lClassic2-ProcessStateMachineandTestBench
lStateMachineusingVariable
lStateMachinewithAsynchronousReset
lPatternDetectorFSMwithTestBench
lStateMachinewithMooreandMealyoutputs
lMooreStateMachinewithExplicitStateencoding
lMealyStateMachinewithRegisteredOutputs
lMooreStateMachinewithConcurrentOutputLogic
Systems
lPelicanCrossingController
lSimpleMicroprocessorSystem
lBoothMultiplier
lLotteryNumberGenerator
lDigitalDelayUnit
lChessClock
ADCandDAC
lPackagedefiningaBasicAnaloguetype
l16-bitAnaloguetoDigitalConverter
l16-bitDigitaltoAnalogueConverter
l8-bitAnaloguetoDigitalConverter
l8-bitUnipolarSuccessiveApproximationADC
http:
//www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html(2of67)[23/1/20024:
15:
07]
ExamplesofVHDLDescriptions
Arithmetic
l8-bitUnsignedMultiplier
ln-bitAdderusingtheGenerateStatement
lAVarietyofAdderStyles
lBoothMultiplier
Registers
lUniversalRegister
lOctalD-TypeRegisterwith3-StateOutputs
lQuadD-TypeFlip-flop
l8-bitRegisterwithSynchronousLoadandClear
UniversalRegister
Description-Thisdesignisauniversalregisterwhichcanbeusedasastraightforwardstorageregister,abi-directionalshiftregister,anupcounterandadowncounter.Theregistercanbeloadedfromasetofparalleldatainputs
andthemodeiscontrolledbya3-bitinput.The'termcnt'(terminalcount)outputgoeshighwhentheregistercontainszero.
LIBRARYieee;
USE
USE
ENTITYunicntrIS
GENERIC(n:
Positive:
=8);--sizeofcounter/shifter
PORT(clock,serinl,serinr:
INStd_logic;--serialinputs
mode:
INStd_logic_vector(2DOWNTO0);--modecontrol
datain:
INStd_logic_vector((n-1)DOWNTO0);--parallelinputs
dataout:
OUTStd_logic_vector((n-1)DOWNTO0);--paralleloutputs
termcnt:
OUTStd_logic);--terminalcountoutput
ENDunicntr;
ARCHITECTUREv1OFunicntrIS
SIGNALint_reg:
Std_logic_vector((n-1)DOWNTO0);
BEGIN
main_proc:
PROCESS
BEGIN
WAITUNTILrising_edge(clock);
CASEmodeIS
--reset
WHEN"000"=>int_reg<=(OTHERS=>'0');
--parallelload
WHEN"001"=>int_reg<=datain;
--countup
WHEN"010"=>int_reg<=int_reg+1;
--countdown
WHEN"011"=>int_reg<=int_reg-1;
--shiftleft
WHEN"100"=>int_reg<=int_reg((n-2)DOWNTO0)&serinl;
--shiftright
WHEN"101"=>int_reg<=serinr&int_reg((n-1)DOWNTO1);
--donothing
WHENOTHERS=>NULL;
ENDCASE;
ENDPROCESS;
det_zero:
PROCESS(int_reg)--detectswhencountis0
BEGIN
termcnt<='1';
FORiINint_reg'RangeLOOP
http:
//www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html(3of67)[23/1/20024:
15:
08]
ExamplesofVHDLDescriptions
IFint_reg(i)='1'THEN
termcnt<='0';
EXIT;
ENDIF;
ENDLOOP;
ENDPROCESS;
--connectinternalregistertodataoutport
dataout<=int_reg;
ENDv1;
OctalD-TypeRegisterwith3-StateOutputs
SimplemodelofanOctalD-typeregisterwiththree-stateoutputsusingtwoconcurrentstatements.
LIBRARYieee;
USE
ENTITYttl374IS
PORT(clock,oebar:
INstd_logic;
data:
INstd_logic_vector(7DOWNTO0);
qout:
OUTstd_logic_vector(7DOWNTO0));
ENDENTITYttl374;
ARCHITECTUREusing_1164OFttl374IS
--internalflip-flopoutputs
SIGNALqint:
std_logic_vector(7DOWNTO0);
BEGIN
qint<=dataWHENrising_edge(clock);--d-typeflipflops
qout<=qintWHENoebar='0'ELSE"ZZZZZZZZ";--three-statebuffers
ENDARCHITECTUREusing_1164;
Exclusive-ORGate(Dataflowstyle)
--2inputexclusiveor
--ModeledattheRTLlevel.
entityx_oris
port(
in1:
inbit;
in2:
inbit;
out1:
outbit);
endx_or;
architecturertlofx_oris
begin
out1<=in1xorin2after10ns;
endrtl;
Exclusive-ORGate(Behaviouralstyle)
--Exclusiveorgate
--modeledatthebehaviorallevel.
entityx_oris
port(
in1:
inbit;
in2:
inbit;
out1:
outbit);
endx_or;
architecturebehaviorofx_oris
http:
//www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html(4of67)[23/1/20024:
15:
08]
ExamplesofVHDLDescriptions
begin
process(in1,in2)
begin
ifin1=in2then
out1<='0'after10ns;
elseout1<='1'after10ns;
endif;
endprocess;
endbehavior;
Exclusive-ORGate(Structuralstyle)
--2inputexclusive-orgate.
--Modeledatthestructurallevel.
entityx_oris
port(
in1:
inbit;
in2:
inbit;
out1:
outbit);
endx_or;
entityand_gateis
port(
a:
inbit;
b:
inbit;
c:
outbit);
endand_gate;
architecturebehaviorofand_gateis
begin
process(a,b)
begin
c<=aandbafter5ns;
endprocess;
endbehavior;
entityor_gateis
port(
d:
inbit;
e:
inbit;
f:
outbit);
endor_gate;
architecturebehaviorofor_gateis
begin
process(d,e)
begin
f<=doreafter4ns;
endprocess;
endbehavior;
entityinverteris
port(
g:
inbit;
h:
outbit);
endinverter;
architecturebehaviorofinverteris
begin
process(g)
begin
h<=notgafter3ns;
endprocess;
endbehavior;
http:
//www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html(5of67)[23/1/20024:
15:
08]
ExamplesofVHDLDescriptions
architecturestructuralofx_oris
--signaldeclarations
signalt1,t2,t3,t4:
bit;
--localcomponentdeclarations
componentand_gate
port(a,b:
inbit;c:
outbit);
endcomponent;
componentor_gate
port(d,e:
inbit;f:
outbit);
endcomponent;
componentinverter
port(g:
inbit;h:
outbit);
endcomponent;
begin
--componentinstantiationstatements
u0:
and_gateportmap(a=>t1,b=>in2,c=>t3);
u1:
and_gateportmap(a=>in1,b=>t2,c=>t4);
u2:
inverterportmap(g=>in1,h=>t1);
u3:
inverterportmap(g=>in2,h=>t2);
u4:
or_gateportmap(d=>t3,e=>t4,f=>out1);
endstructural;
Three-inputMajorityVoter
Theentitydeclarationisfollowedbythreealternativearchitectureswhichachievethesamefunctionalityindifferentways.
ENTITYmajIS
PORT(a,b,c:
INBIT;m:
OUTBIT);
ENDmaj;
--Dataflowstylearchitecture
ARCHITECTUREconcurrentOFmajIS
BEGIN
--selectedsignalassignmentstatement(concurrent)
WITHa&b&cSELECT
m<='1'WHEN"110"|"101"|"011"|"111",'0'WHENOTHERS;
ENDconcurrent;
--Structuralstylearchitecture
ARCHITECTUREstructureOFmajIS
--declarecomponentsusedinarchitecture
COMPONENTand2PORT(in1,in2:
INBIT;out1:
OUTBIT);
ENDCOMPONENT;
COMPONENTor3PORT(in1,in2,in3:
INBIT;out1:
OUTBIT);
ENDCOMPONENT;
--declarelocalsignals
SIGNALw1,w2,w3:
BIT;
BEGIN
--componentinstantiationstatements.
--portsofcomponentaremappedtosignals
--withinarchitecturebyposition.
gate1:
and2PORTMAP(a,b,w1);
gate2:
and2PORTMAP(b,c,w2);
gate3:
and2PORTMAP(a,c,w3);
gate4:
or3PORTMAP(w1,
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- vhdl 语言 例程 集锦